EIS Lab homeResearch Snapshots, Accolades, ...Faculty, Staff, Students, and AlumniPapers, Reports, Theses, ...Analysis Theory & Methodology, X-Analysis Integration (XAI), Change Management, Engineering Information Technology, ... Projects, Sponsors, Toolkits, ...Conferences, Workshops, Thesis Presentations, ... Georgia Tech search engineCourses, Tools, Related Organizations, Directions & Locale Guides, ...

Enhancing Design-for-Manufacturability Using the ISO 10303 Standard for Electronics Design: AP210

Reference

Peak, R. S., Bajaj, M., Wilson, M., Kim, I., Thurman, T., Benda, M., Jothishankar, M.C., Ferreira, P., Stori, J., Mukhopadhyay, D., Tang, D., Liutkus, G., Klein, L. (2003) Enhancing Design-for-Manufacturability Using the ISO 10303 Standard for Electronics Design: AP210. 2003 Aerospace Product Data Exchange (APDE) Workshop, NIST, April 7-9, 2003, Gaithersburg, Maryland.

Keywords

electronics design, design-for-manufacturability (DFM), ISO 10303, STEP AP210, knowledge-based engineering (KBE), rule-based expert system

Abstract

This presentation overviews recent work to deploy STEP AP210 (ISO 10303-210) within Rockwell Collins to enhance the printed circuit assembly (PCA) design-for-manufacturability (DFM) process. PCA design models in the form of AP210 are created here by combining information from Zuken Visula electrical CAD models with other product model sources. The resulting AP210 models are then checked against corporate DFM guidelines implemented in a rule-based expert system.

This work illustrates the challenges and benefits of addressing common engineering framework gaps, including gathering information from various sources, managing different levels of abstraction, and addressing semantic mismatches.
 

Documents

Presentation: ppt
 

See Also ...

Project web page