EIS Lab homeResearch Snapshots, Accolades, ...Faculty, Staff, Students, and AlumniPapers, Reports, Theses, ...Analysis Theory & Methodology, X-Analysis Integration (XAI), Change Management, Engineering Information Technology, ... Projects, Sponsors, Toolkits, ...Conferences, Workshops, Thesis Presentations, ... Georgia Tech search engineCourses, Tools, Related Organizations, Directions & Locale Guides, ...

Towards Next-Generation
Design-for-Manufacturability (DFM) Frameworks
for Electronics Product Realization

Award

Best Paper Award - Semicon West 2003 Session 210

Reference

Bajaj, M., Peak, R., Wilson, M., Kim, I., Thurman, T., Benda, M., Jothishankar, M.C., Ferreira, P., Stori J. (July 16-18, 2003) Towards Next-Generation Design-for-Manufacturability (DFM) Frameworks for Electronics Product Realization. Best Paper Award. Session 210, IEMT, Semicon West 2003, San Jose, California.

Keywords

Simulation for Flexible Manufacturing (SFM), Design-for-Manufacturability (DFM), AP210, STEP, Standards-based Framework, Rule-based Expert System, Printed Circuit Board/Assembly (PCA, PCB)

Abstract

In the fast paced competitive market of electronic products, the time-to-market and cost hold the key to economic survival. High manufacturability of electronic product designs minimizes lead time and costs. In cooperation with the PDES Inc. Electromechanical Pilot, the CAM-I Simulation for Flexible Manufacturing (SFM) project was initiated amongst Rockwell Collins (RCI), Georgia Institute of Technology (GIT) and University of Illinois at Urbana Champaign (UIUC) out of these needs and the inability of conventional ECAD tools to capture some types of manufacturability constraints.

This paper elucidates the process architecture of a pilot implementation of a DFM Framework (specifically the SFM DFM Framework or SDF), which consists of four key ingredients. The first ingredient is a Design Integrator that acquires product design information from an ECAD tool and in-house sources (each populating a subset of the design) and consolidates them into a STEP AP210 (ISO 10303-210) model. The second ingredient is a Rule-based Expert System (initiated at Boeing) that captures the manufacturability constraints as DFM rules and evaluates printed circuit assembly (PCA) designs against them. The third ingredient is a Design View Generator that extracts design information from the AP210 model (first ingredient) and library database and derives a Kappa design model for the expert system (second ingredient) to evaluate. The fourth ingredient is the Results Viewer that helps the user browse DFM analysis results and identify design improvement opportunities.

This implementation of the SDF demonstrates the ability to extract PCA design information and build a higher fidelity standards-based design model. Additionally, it also shows the capability of Rule-based Expert Systems to emulate manufacturability checks on product (PCAs in this case) designs as well as increase analysis coverage and reduce human checking time via automation.

Documents

Manuscript: pdf

Presentation: ppt

See Also ...

Project web page